

Computer Organization and Architecture

Architecture

* Refers to attributes of the system, visible to the programmer have direct impact on the logical execution of the program

* low level concept/logical units

* What the system do/ functionality "what"

* Defines the system abstract model

* Instruction type, Addressing modes, datatypes

Organization

* Refers to operational units that are interconnected by which that achieves the architectural specification.

* High-level concepts

* How the functionality is implemented

* Realization of abstract model

* Ex- Circuits like Adders, subtractors, Registers etc.

Basic Components of a Computer

Functional units of a computer

3 basic components of a computer

1. Central processing unit (CPU) - processor

2. Memory

3. Input/output.

1. Central processing unit.

* Control Unit (CU)

It is referred as interpreter because it generates control signals needed for interpreting the instructions

* Set of registers

- Arithmetic and logical unit (ALU)

* It performs all arithmetic operations like -, +, *, /

It performs all logical operations like AND, OR, NOT

2. Memory :- Memory is a location where data or programs are stored.


3. Input/output :-

Input module :- keyboard, mouse

It accepts the input from user, convert to machine understandable.

Output module :- It displays the result or output.

Ex- monitor, printer, CPU



Block diagram of a computer

Von Neumann Architecture :-

* Almost all computer designs are based on concept that are developed by Von Neumann such designs are referred to as Von-neumann architecture

* Concepts

There are mainly 3 concepts to design


1. Memory :- Data or instructions are stored in a single read-write memory

2. Memory content :- Content of memory is addressable by locations irrespective of type of data instructions.


3. Execution :- Execution will be done in a sequential manner unless it is changed by jumps or goto.

Hardware & Software approach

Hardware



Software



Computer function (or) Interconnection of components

The data has to be exchanged between the component in order to execute an instruction. Memory, CPU, I/O are interconnected. Memory & CPU can exchange & CPU & I/O the data has to be exchanged.

* Data has to be exchanged between memory & CPU to execute an instruction. With the help of 2 registers data has to be transformed. Those are

1. Memory Address register (MAR)

2. Memory Buffer register (MBR)

Memory Address register (MAR):—

MAR specifies in memory for next read/write operation.

Memory Buffer Register (MBR):—

MBR refers to the content that is read from memory to be written into memory.

2 registers

1. I/O Address register:— (IOAR)

2. I/O Buffer register: (IOBR)

1. I/O Address register:—

It specifies the address of I/O modules to interact with the CPU

2. I/O Buffer register:—

It specifies the content from the I/O module or content to the I/O module

Program Counter (PC):—

It holds the address of next instruction that is to be fetched from memory

Instruction Register (IR):—


It holds the instruction code that was read from memory

Accumulator (AC):—

It holds the data temporarily or it the result after the completion of process.

Top-level view of Basic computer components

Top level view of Basic computer components



Instruction execution (or) Instruction cycle

Basic function of a computer -


Execution of a program
Program - Set of Instructions

* Processing of a single instruction at a time is called as instruction cycle.

Steps:-

1. Fetching (Reading) the instruction from memory
2. Executes the instruction (execute cycle)

* Instruction cycle is a combination of
* fetch cycle & execute cycle
* Program execution is repeated process of
fetch & execute cycle



Example Memory

300	1940
301	5941
302	2941

300	PC
	AC
	IR

940	0003
941	0002

Instruction	
Opcode	Address

PC -
IR -
AC -
Opcode - operation

1. 0001 - load AC from memory
2. 0010 - store AC to memory
3. 0101 - Add AC to memory

Step-1 memory

300	1940
301	5941
302	2941

300	PC
	AC
	IR

940	0003
941	0002

Step-2 memory

300	1940
301	5941
302	2941

301	PC
0003	AC
1940	IR

940	0003
941	0002

Step-3

memory

300	1940
301	5941
302	2941

301	PC
0003	AC
5941	IR

940	0003
941	0002

Step-4

memory

300	1940
301	5941
302	2941

302	PC
0005	AC
5941	IR

940	0003
941	0002

Step-5

memory

300	1940
301	5941
302	2941

302	PC
0005	AC
2941	IR

940	0003
941	0002

Step-6 memory

300	1940
301	5941
302	2941

302	PC
0005	AC
2941	IR

941

location stores

0005

940	0003
941	0005

inter-pretation of

instruction

RTL

Register Transfer Language

Digital system :- Interconnection of modules each module has its specific information processing task.

Describe Module :- Registers, operation on data at registers.

Micro Operations: the operations executed on data of a register is called as

Micro operation:

Digital system

Organization of a

Internal Hardware is best defined by digital computer

1. set of registers it contains and their functions

2. Sequence of micro operations performed on information stored on a register

3. The control that initiates the sequence of micro operations.


Register transfer language:- It is a symbolic notation used to describe the micro operations transfer among the registers.

Transfer of content from R_1 to R_2 is represented as $R_2 \leftarrow R_1$

Register:- It is a collection of flipflops used to store data or information

A register is designated by letters followed by numericals MAR, MBR, PC, R_1, R_2 . A register is represented by rectangle

Register bits of number from 0 (right most bit) to $n-1$ (left most bit)



if $(P=1)$ then $R_2 \leftarrow R_1$ language
 ↓ control function

* Control function is a boolean variable that is equal to 1 or zero, and which controls the micro operation.

Example:
 $P: R_2 \leftarrow R_1$
 Symbol

Description

Example

letter followed by numericals

Denotes the Register

MAR, PC, R_1, R_2

Parenthesis ()

Denotes part of a register

PC(15), PC(0)

Arrow

Denotes transfer of information

$R_2 \leftarrow R_1$

Comma (,)

It is used to separate two micro operations

$R_2 \leftarrow R_1, MAR \leftarrow PC$

Instruction Set Architecture (ISA)

Instruction:- It is considered as a word of Machine's language convey ^{what} operation. It has to 2, 3 bytes

OpCode	Address of OP ₁	Address of OP ₂	Address of Destination	Add of next instruction
↑				

Explicitly

Explicitly

1. It is lengthy
2. More memory
3. more execution time

Implicitly

By using stack, pointers we can reduce to implicit.

Explicitly Specifying the instruction

By explicitly specifying the instruction

1. We have long instruction
2. More memory spaces
3. More execution time.

The size of an instruction can be reduced, by implicitly specifying the instruction.

Ex: PC, AC.

Instruction Set Architecture:-

It is a structure of a computer which machine language programmer should understand. to write a correct program to that machine

* An ISA defines the operations the processor performs the data transfer mechanism & how to transfer data different control mechanism & it is an essential contact between software & hardware

* ISA is important not only for programmer but also for designer who design & implement the processor.

ISA - visible for programmer

* Register (store the data)

* Addressing modes (how to access the data)

* Instruction format (how to specify instruction)

* Exceptional condition

* Instruction set (what operation)

Classifications of ISA's

Based on means of storage

1. Single Accumulate Architecture ^{All of}
2. Stack Architecture
3. General purpose register

Single Accumulator Architecture

Operands stored in the accumulator
one register architecture

Stack Operands on the top of the
Architecture Stack

General purpose register :-

Operands are in specified register
or in memory

Evolution of ISA's :-

Single Accumulator

(1953, IBM 700 series)

Stack
(1960-1970's
HP-3000,
Borroughs)

General purpose
Register

(1937 --- 2020)
IBM RS 6000 ---)

<u>Architecture</u>	<u>Source Operands</u>	<u>Destination</u>
1. Stack	Two top elements of the stack	Top Accumulator
2. Single Accumulator	Accumulator (or) Memory	Registers or memory
3. General purpose Register	Register (or) Memory	

* Consider $C = a + b$ & perform operations

Stack	Single Accumulator
push a	load a
push b	Add b $AC \leftarrow \{AC\} + M[5]$
add	store c
POPC	

General purpose register

load R₁ a
Add R₁ b
store ~~AC~~ R₁

Instruction code

Program - set of instruction

Instruction ^{code} - Processor's language coord group of bits that will specify sequence of microoperations that are to be executed by a processor.

① Instruction code :- Divided into 2 fields

opcode | Address

1. opcode field

2. Address field


Opcode - Operation code

* An instruction code is a group of bits that specify the sequence of micro operation

opcode field:- It stands for operation code
 Opcode specifies what operations the processor is supposed to do.

Ex:- add, sub, mul, shift, complen.

Address field:- Address field of an instruction code where the operation is for the processor



The address field of an instruction code can have operand value or address



If the instruction have operand value then we call that instruction as immediate instruction. If we have the address then the address can be direct or indirect address.

Direct addressing mode:- If the address field of the instruction code have the effective address of the operand then it is called direct addressing mode.

Indirect addressing mode:- If the address field of an instruction code have some address where the effective address of an operand is present it is called as indirect addressing mode

The 15th bit of the instruction code is designated for this purpose and it is represented by I


If $I=0$ then it is direct addressing
 If $I=1$ then it is indirect addressing




Instruction types :- 3 types.

1. Memory - Reference - Instruction
2. Register - Reference Instruction
3. I/O instruction


Memory-Reference Instruction



2. Register Reference Instruction



3. I/O Instruction



* The type of the instruction is decided by the opcode bits (12-14). If the opcode bits are not equals to 111 then the instruction is memory reference instruction. If the opcode bits are equal to 111 then the instruction can be register reference or I/O.

* The distinction between register reference and I/O is based upon the 15th bit. If the 15th bit = 0 Register reference.
If the 15th bit = 1 then it is I/O.

Hex code

Instruction	Hex code		Description
	I=0	I=1	
AND	0xxx	8xxx	AND Accumulation of memory
ADD	1xxx	9xxx	ADD operation of AC of memory content
LDA	2xxx	Axxx	load AC from memory
STA	3xxx	Bxxx	store from AC to memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch & save the written address
ISZ	6xxx	Exxx	increment & zero (0)

BUN = Branch unconditionally

Register Reference Instruction

Instruction	Codes	Description
CLA	7800	clear Accumulator
CLE	7u00	clear Enable
CMA	7200	Compliment Accumulation
CME	7100	compliment Enable
CIR	7080	Circular accumulator enable to right

Instruction	codes	Description
CIL	F040	circulate AC & enable to left
INC	F020	Increment AC
SPA	F010	skip instruction if AC is +ve
SRA	F008	skip instruction AC is -ve
SZA	F004	skip instruction if AC = 0
SZE	F002	skip enable if = 0
HLT	F001	Halt the instruction

I/O Instructions

INT	F800	Input a character to the accumulator
OUT	F400	Output a character from the accumulator
SKI	F200	skip input flag
SKO	F100	skip on output flag
ION	F080	Interrupt ON
IOF	F040	Interrupt OFF

Instruction Format

Mode	opcode	Address
------	--------	---------

1. Three-address instruction format
2. Two-address instruction format
3. One " " "
4. Zero " " "

Three address instruction format :-

$X = (A+B) * (C+D)$ 3 addresses each → memory, re

ADD R1 A B ; $R_1 \leftarrow M[A] + M[B]$
 ADD R2 C D ; $R_2 \leftarrow M[C] + M[D]$
 MUL X R1 R2 ; $M[X] \leftarrow R_1 * R_2$

Advantage :- less program

Disadvantage :- bit will be more

Two-address instruction format :-

Consists two addresses from that one is source and it also acts as destination

$$X = (A+B) * (C+D)$$

MOV R1 A ; $R_1 \leftarrow M[A]$
 ADD R1 B ; $R_1 \leftarrow R_1 + M[B]$
 MOV R2 C ; $R_2 \leftarrow M[C]$
 ADD R2 D ; $R_2 \leftarrow R_2 + M[D]$
 MUL R1 R2 ; $R_1 \leftarrow R_1 * R_2$
 MOV X R1 ; $M[X] \leftarrow R_1$

Adva :- Bit will be less

Disadv :- More program.

One-Address Instruction format

One address - Memory, register

Implicit Register - AC

$$X = (A+B) * (C+D)$$

LOAD A ; $AC \leftarrow M[A]$

ADD B ; $AC \leftarrow AC + M[B]$

STORE T ; $M[T] \leftarrow AC$ { $T = A+B$ }

LOAD C ; $AC \leftarrow M[C]$

ADD D ; $AC \leftarrow AC + M[D]$

MUL T ; $AC \leftarrow AC * M[T]$

STORE X ; $M[X] \leftarrow AC$

Zero-Address Instruction format

No. address field in the instruction

Stack organization uses this instruction format

For push & pop operations we use single address

$$X = (A+B) * (C+D)$$

PUSH A ; $Top \leftarrow M[A]$

PUSH B ; $Top \leftarrow M[B]$

ADD

PUSH C ; $Top \leftarrow M[C]$

PUSH D ; $Top \leftarrow M[D]$

ADD

MUL

POP X ;

Addressing Modes

Types of addressing modes

1. Implied (or) stack.

2. Immediate

3. Direct

4. Indirect

5. Register

6. Register Indirect

7. Displacement

8. Autoincrement or autodecrement

9. Relative

10. Indexed

11. Base Register

* An addressing mode specifies how to fetch an operand for an operation.

1. Immediate Addressing mode:-


Instruction.

Operand

If the address instruction directly has the operand then it is immediate Addressing mode


2. Direct Addressing mode:-

If the address field of the instruction has the effective address of the operand then it is called as direct Addressing mode




Indirect Addressing mode

If the address field of the instruction has some address where the effective address of the operand is present, that is called indirect addressing mode.




Register Addressing mode


If the address field of the instruction has register address where the operand is present, then it is register addressing mode.



Register Indirect addressing mode:-
If the address field of the instruction has some register address where the effective memory address of the operand is present, then it is Register Indirect addressing mode.



Displacement addressing mode
Displacement is a combination of register indirect and direct addressing modes. In displacement addressing mode, the address field has 2 addresses among which one is implicit address.



There are 3 common uses of displacement mode. They are:
1. Relative
2. Base Register
3. Indexed

Relative Addressing mode: If the ^{content of} address field of an instruction is added with the program counter register content to get the effective address of the ^{operand} object then it is relative addressing mode

* $EA = \text{field content address} + PC \text{ content}$


Base Register addressing mode:- If the effective

$EA = \text{address field content} + \text{base Register content}$

Index Register addressing mode:-

$EA = \text{Address field content} + \text{index register content}$

Implied or stack:- If the operand is implicitly provided for then it is implied addressing mode




All the register reference & zero address instructions are implied

Autoincrement (or) Autodecrement
Autoincrement (or) Autodecrement is similar to register indirect except that the register content is autoincremented or autodecremented

after (before) the instruction is executed.

- | Addressing mode | Advantage | Disadvantage |
|-----------------------|------------------------|------------------------------|
| 1. Immediate | 1. No memory reference | 1. Limited operand magnitude |
| 2. Direct | 2. Simple | 2. Limited address phase |
| 3. Indirect | 3. Large address phase | 3. Multiple memory reference |
| 4. Register | 4. No memory reference | 4. Limited address space |
| 5. Register Indirect | 5. Large address space | 5. More reference of memory |
| 6. Displacement | 6. Flexibility | 6. Complexity |
| 7. Implied (or) stack | 7. No memory reference | 7. limited Applicability |



Addressing mode	Effective address	Op code unit
1. Direct	500	800
2. Indirect	800	300
4. Register	<u>No</u>	400
3. Immediate	201	500
5. Register Indirect	400	700
6. Displacement Relative	$500 + 200$ $= 700$	325
7. Index	$500 + 100$ $= 600$	900
8. Auto increment	400	700
9. Auto decrement	399	450

